

Fig. 1




Fig. 2

	#CS	ZZ	REFRESH MODE (Note)
OPERATION	L	H	MODE 1
STANDBY	H	H	MODE 1
SNOOZE (POWER DOWN)	H	L	MODE 2

(Note)

- Refresh mode 1: refresh operation performed in sync with ATD signal after refresh timing signal issued in memory chip
- Refresh mode 2: refresh operation performed in response to generation of refresh timing signal in memory chip (address input not required)

## SUMMARY OF OPERATION






Fig. 5




Fig. 6




Fig. 7






Fig. 8














Fig. 12(A) Fig. 12(B) Fig. 12(C) Fig. 12(D) Fig. 12(E) Fig. 12(F) Fig. 12(G)









Fig. 15



09975021.101501

Fig. 16(a)

Fig. 16(b)

Fig. 16(c)

Fig. 16(d)

Fig. 16(e)

Fig. 16(f)

Fig. 16(g)

Fig. 16(h)

Fig. 16(i)

Fig. 16(j)

Fig. 16(k)

Fig. 16(l)

Fig. 16(m)

Fig. 16(n)

Fig. 16(o)

Fig. 16(p)

Fig. 16(q)

Fig. 16(r)






Fig. 17(A) Fig. 17(B) Fig. 17(C) Fig. 17(D) Fig. 17(E) Fig. 17(F) Fig. 17(G)










Fig.20




Fig.21

